

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/750,523	12/31/2003	Kimming So	15057US02	1971	
23446 7590 05/16/2007 MCANDREWS HELD & MALLOY, LTD 500 WEST MADISON STREET			EXAMINER		
			CAMPOS, YAIMA		
SUITE 3400 CHICAGO, IL 60661			ART UNIT	PAPER NUMBER	
			2185		
				•	
			MAIL DATE	DELIVERY MODE	
			05/16/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

				E		
•		Application No.	Applicant(s)			
Office Action Summary		10/750,523	SO ET AL.			
		Examiner	Art Unit			
		Yaima Campos	2185			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the	he correspondence address			
A SHO WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE and a significant of time may be available under the provisions of 37 CFR 1.15 SIX (6) MONTHS from the mailing date of this communication. It period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICAT 36(a). In no event, however, may a reply to will apply and will expire SIX (6) MONTHS, cause the application to become ABAND	TON.  De timely filed  from the mailing date of this communication.  ONED (35 U.S.C. § 133).			
Status						
1)🖾	Responsive to communication(s) filed on 22 Fe	ebruary 2007.				
2a) <u></u> □	This action is FINAL. 2b)⊠ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11	, 453 O.G. 213.			
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) 12-40 is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 12-40 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/o	wn from consideration.				
Applicati	ion Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>25 July 2006</u> is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	☑ accepted or b)☐ objected drawing(s) be held in abeyance. tion is required if the drawing(s) is	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119					
a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Appli rity documents have been rec u (PCT Rule 17.2(a)).	cation No eived in this National Stage			
2) Notice 3) Information	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) ter No(s)/Mail Date	4) Interview Sumr Paper No(s)/Mi 5) Notice of Inform 6) Other:	ail Date			

Art Unit: 2185

#### **DETAILED ACTION**

1. The instant application having Application No. 10/750,523 has a total of 29 claims pending in the application; there are 8 independent claims and 21 dependent claims, all of which are ready for examination by the examiner.

#### Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on February 22, 2007 has been entered.

## **INFORMATION CONCERNING DRAWINGS**

#### **Drawings**

3. The Examiner has accepted the applicant's submission of replacement drawing filed on July 25, 2006.

#### REJECTIONS BASED ON PRIOR ART

#### Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. <u>Claims 12-23, 25 and 29-34</u> are rejected under 35 U.S.C. 102(b) as being anticipated by Hinton et al. (US 5,500,948).

As per claims 12, 16 and 18, Hinton discloses a method/system of improving the 6. performance of address translation in a translation lookaside buffer comprising using a bit obtained from a virtual page number to consolidate even and odd page frame numbers into a single page frame number field of said translation lookaside buffer; virtual to physical memory address translation comprising a buffer that uses a single page frame number field for storing odd/even page frame numbers comprising: a translation lookaside buffer, said translation lookaside buffer using a bit of a virtual page number of a virtual address for reading and writing odd and even page frame numbers using a single page frame number field of said translation lookaside buffer as ["Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67 and 1-5) to provide access to memory wherein "the instruction pointer is comprised of logical address bits including upper order bits, lower order bits, and a single bit having a first value or a second value, the single bit providing for translation of evennumber pages for which the single bit has a first value and for odd-number pages for which the single bit has the second value" (Columns 1-2, lines 64-67 and 1-29; Column 6, lines 37-63; Figure 3) "TWB" (mini TLB) (Figure 3, Diagram of TWB) in which "a logical address (81) is separated into three parts... Bit 12 selects which of the two entries in the TWB are to be used for this address... Registers (106) marked "0" are for even-numbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for oddnumbered 4KB pages, addresses for which bit 12 is a one" (Column 6, lines 37-63) wherein

Art Unit: 2185

for a TWB load, "one set (even or odd) of the TWB registers in loaded with the logical and physical addresses" (Column 7, lines 5-14). Therefore, only an even or an odd logical and physical address set (which corresponds to the claimed page frame number) is loaded (which comprises reading or writing) on TWB (which corresponds to the claimed translation lookaside buffer). Therefore, Hinton discloses writing and reading even and odd page frame numbers into a single page frame number field".

For example, when bit 12 is a 0, TWB (Translation Write Buffer or mini-TLB) will read and write in a single field within Physical Register 0 (which is used for even pages), which comprises reading and writing even page frame numbers into a single page frame number field of a translation lookaside buffer. For further explanation, when bit 12 is a 1, TWB will read and write into a single field within Physical Register 1 (which is used for odd pages), which comprises reading and writing odd page frame numbers into a single page frame number field. Therefore, Hinton discloses, "writing and reading even and odd page frame numbers into a single page frame number field" of a translation lookaside buffer, as claimed by Applicant].

As per claims 13, 22, 30 and 33, Hinton discloses The method of claim 12 wherein said bit corresponds to the least significant bit of said virtual page number [Hinton discloses this limitation as "A logical address (81) is separated into three parts. Bits 0 through 11 are an offset within an instruction page" and explains that "bit 12 selects which of the two entries in the TWB (62) are to be used for this address" (Column 6, lines 37-63; Figure 3).

Applicant's Specification defines a least significant bit as "a least significant bit (lsb) of a VPN (i.e., bit 12 of the 32 bit virtual address described)" (Page 3, Paragraph 0026) and

Art Unit: 2185

Hinton discloses "a logical address (81) is separated into three parts. Bits 0 through 11 are an offset within an instruction page... bit 12 selects which of the two entries in the TWB (62) are to be used for this address. Bits 13 through 31 are compared against the stored logical address in the TWB" (Col. 6, lines 38-43) which clearly corresponds to bit 12 (which is defined as the least significant bit of a virtual page number) of a 32-bit logical address, as defined by Applicant]. Furthermore; it is the Examiner's position that to one of ordinary skill in the art, the position of the "bit obtained from a virtual page number for the purposes of writing and reading even and odd page frame numbers into a single page frame number field" of a translation lookaside buffer is a matter of design choice as it appears that the invention would perform equally well with (the least significant bit or any other bit within a virtual page number selected to serve the same purpose as disclosed by Hinton and claimed by Applicant)].

- 8. As per claims 14, 20 and 23, Hinton discloses The method of claim 12 wherein said address translation of said translation look aside buffer is performed by way of using control processor instruction set [Hinton discloses instructions are "fetched from memory, instruction queues, (52) for temporary instruction storage between memory and the cache, instruction pre-decode (54) and post-decode logic (58), address translation logic (62), cache tag logic (60), and the necessary IFU control logic" (Column 3, lines 57-62) and explains that wherein memory may be external (Column 3, line 49); therefore, using a control processor instruction set].
- 9. As per <u>claims 15, 17 and 19</u>, Hinton discloses The method of claim 12 wherein said consolidating even and odd page frame numbers into <u>said</u> single page frame number field implements a translation lookaside buffer of reduced size [With respect to this limitation,

Art Unit: 2185

Hinton discloses "Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67 and 1-5). Applicant should note that by using "a single bit having a first value or a second value, the single bit providing for translation of even-number pages for which the single bit has a first value and for odd-number pages for which the single bit has the second value" (Columns 1-2, lines 64-67) wherein even-number pages will only be written within "physical register 0 - 106" and odd-number pages will only be written within "physical register 1 – 104;" therefore, having a single entry for each page depending on the value of bit 12 and implementing a TLB of reduced size, as claimed (See Figures 3 and 7 and related text)].

10. As per <u>claim 21</u> (new), Hinton discloses A method of implementing a reduced size translation lookaside buffet comprising:

obtaining a bit obtained from a virtual page number of a virtual address;

using said bit to determine which one of two storage registers will be used for writing page frame number data from said one register into said translation lookaside buffer or for reading said page frame number data from a page frame number field of an indexed entry in said translation lookaside buffer; [Hinton discloses "the instruction pointer is comprised of logical address bits" (Col. 2, lines 9-10) which corresponds to Applicant's claimed page number wherein "a logical address (81) is separated into three parts... Bit 12 selects which of the two entries in the TWB are to be used for this address... Registers (106) marked "0" are for evennumbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for odd-numbered 4KB pages, addresses for which bit 12 is a one" (Column 6, lines 37-63) wherein for a TWB load, "one set (even or odd) of the TWB registers in loaded with the

Art Unit: 2185

logical and physical addresses" (Column 7, lines 5-14) and Figure 3 and explains "the logical registers in the TWB compare bits 13 to 31 of this logical address with their stored values 204. If they compare, it is a TWB hit (206). The control logic selects one of these register's hit signals, depending on the value of logical address bit 12 (208)" (Col. 7, lines 25-25) (which comprises reading from the TWB; which corresponds to Applicant's claimed TLB) wherein if the instruction is a TWB miss, "then the TWB stores away the logical and physical address in one of its entries (232). This is the mechanism by which the TWB is loaded" (Figure 7 and related text) (which comprises writing into the TWB; which corresponds to Applicant's claimed TLB)

storing even or odd page frame numbers into a single page frame number field associated with said entry of said translation lookaside buffer by way of using a first storage register of said two storage registers for even page frame numbers and a second storage register of said two storage registers for odd page frame numbers when said writing is performed; [wherein if the instruction is a TWB miss, "then the TWB stores away the logical and physical address in one of its entries (232). This is the mechanism by which the TWB is loaded" (Figure 7 and related text) (which comprises writing into the TWB; which corresponds to Applicant's claimed TLB) wherein "registers (106) marked "0" are for even-numbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for odd-numbered 4KB pages, addresses for which bit 12 is a one" (Col. 6, lines 56-59)].

and retrieving said even or odd page frame numbers from a single page frame number field associated with said entry of said translation lookaside buffer by way of using said first or said second storage register when said reading is performed ["the logical registers in the TWB

Art Unit: 2185

compare bits 13 to 31 of this logical address with their stored values 204. If they compare, it is a TWB hit (206). The control logic selects one of these register's hit signals, depending on the value of logical address bit 12 (208)" (Col. 7, lines 25-25) (which comprises reading/retrieving from the TWB; which corresponds to Applicant's claimed TLB) wherein "registers (106) marked "0" are for even-numbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for odd-numbered 4KB pages, addresses for which bit 12 is a one" (Col. 6, lines 56-59)

Therefore, only an even or an odd logical and physical address set (which corresponds to the claimed page frame number) is loaded (which comprises reading or writing) on TWB (which corresponds to the claimed translation lookaside buffer). Therefore, Hinton discloses writing and reading even and odd page frame numbers into a single page frame number field".

For example, when bit 12 is a 0, TWB (Translation Write Buffer or mini-TLB) will read and write in a single field within Physical Register 0 (which is used for even pages), which comprises reading and writing even page frame numbers into a single page frame number field of a translation lookaside buffer. For further explanation, when bit 12 is a 1, TWB will read and write into a single field within Physical Register 1 (which is used for odd pages), which comprises reading and writing odd page frame numbers into a single page frame number field. Therefore, Hinton discloses, "writing and reading even and odd page frame numbers into a single page frame numbers into a single page frame number field" of a translation lookaside buffer, as claimed by Applicant].

11. As per <u>claim 25</u> (new), Hinton discloses The method of Claim 21 wherein said virtual address comprises 32 bits [Hinton discloses this limitation as "A logical address (81) is separated into three parts. Bits 0 through 11 are an offset within an instruction page" and explains that "bit 12 selects which of the two entries in the TWB (62) are to be used for this address. Bits 13 through 31 are compared against the stored logical address in the TWB" (Column 6, lines 38-43)].

Page 9

12. As per <u>claim 29</u> (new), Hinton discloses A method of performing a write operation using a translation lookaside buffer comprising:

using a bit of a virtual page number, said virtual page number stored in a data register; assessing whether a value of said bit of a virtual page number is 0 or 1; translating a first page frame number stored in a first register to a page frame number field of an indexed entry of said translation lookaside buffer if said value is 0; and writing a second page frame number stored in a second register to said page frame number field of said indexed entry of said translation lookaside buffer if said value is 1, [Hinton discloses "the instruction pointer is comprised of logical address bits" (Col. 2, lines 9-10) which corresponds to Applicant's claimed page number wherein "a logical address (81) is separated into three parts... Bit 12 selects which of the two entries in the TWB are to be used for this address... Registers (106) marked "0" are for even-numbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for odd-numbered 4KB pages, addresses for which bit 12 is a one" (Column 6, lines 37-63) wherein for a TWB load, "one set (even or odd) of the TWB registers in loaded with the logical and physical addresses" (Column 7, lines 5-14) and Figure 3 and explains "the logical registers in the TWB compare bits 13 to 31 of this logical

Art Unit: 2185

address with their stored values 204. If they compare, it is a TWB hit (206). The control logic selects one of these register's hit signals, depending on the value of logical address bit 12 (208)" (Col. 7, lines 25-25) (which comprises reading from the TWB; which corresponds to Applicant's claimed TLB) wherein if the instruction is a TWB miss, "then the TWB stores away the logical and physical address in one of its entries (232). This is the mechanism by which the TWB is loaded" (Figure 7 and related text) (which comprises writing into the TWB; which corresponds to Applicant's claimed TLB)

said indexed entry, comprising a single page frame number field used to reduce the size of said translation lookaside buffer [With respect to this limitation, Hinton discloses "Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67 and 1-5). Applicant should note that by using "a single bit having a first value or a second value, the single bit providing for translation of even-number pages for which the single bit has a first value and for odd-number pages for which the single bit has the second value" (Columns 1-2, lines 64-67) wherein even-number pages will only be written within "physical register 0 - 106" and odd-number pages will only be written within "physical register 1 – 104;" therefore, having a single entry for each page depending on the value of bit 12 and implementing a TLB of reduced size, as claimed (See Figures 3 and 7 and related text)].

13. As per <u>claim 31</u> (new), Hinton discloses The method of Claim 29 wherein a control processor is used to verify that said first page frame number and said second page frame number are valid as ["bit 12 selects which of the two entries in the TWB (62) are to be used for this address. Bits 13 through 31 are compared against the stored logical address in the TWB.

If these bits mismatch, it is considered a TWB miss, and the physical address from the TWB is considered invalid. If the bits match, it is considered a TWB hit, and the physical address bits 12 through 31 stored in the TWB are driven out to the cache on output cache physical address (83) and/or on output physical address (80) to the physical address bus" (Col. 6, lines 37-63)].

- 14. As per <u>claim 32</u> (new) A method of performing a read operation using a translation lookaside buffer comprising:
- using a bit of a virtual page number, said virtual page number stored in virtual page number field of said translation lookaside buffer; assessing whether n value of a bit of a virtual page number is 0 or 1; reading a page frame number stored in a page flame number field of an indexed entry of said translation 10okaside buffer, storing said page frame number into a first register if said value is 0; and storing said page frame number into a second register if said value is 1, said indexed entry comprising a single page frame number field used to reduce the size of said translation lookaside buffer [The rationale in the rejection to claim 29 is herein incorporated].
- 15. As per claim 34 (new) A method of probing for a particular virtual page number of an entry in a translation lookaside buffer comprising:
  using a virtual page number stored in a first register; comparing said virtual page number to one or more values stored in one or more virtual page number fields of one or more corresponding entries in said translation lookaside buffer; generating an identifying number associated with an entry of said one or more entries if a virtual page number field stores a value that is equal to said virtual page number; and storing said identifying number into a second register ["Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67)

Art Unit: 2185

and 1-5) to provide access to memory wherein "the instruction pointer is comprised of logical address bits including upper order bits, lower order bits, and a single bit having a first value or a second value, the single bit providing for translation of even-number pages for which the single bit has a first value and for odd-number pages for which the single bit has the second value" (Columns 1-2, lines 64-67 and 1-29; Column 6, lines 37-63; Figure 3) "TWB" (mini TLB) (Figure 3, Diagram of TWB) in which "a logical address (81) is separated into three parts... Bit 12 selects which of the two entries in the TWB are to be used for this address... Registers (106) marked "0" are for even-numbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for odd-numbered 4KB pages, addresses for which bit 12 is a one" (Column 6, lines 37-63) wherein for a TWB load, "one set (even or odd) of the TWB registers in loaded with the logical and physical addresses" (Column 7, lines 5-14). Therefore, only an even or an odd logical and physical address set (which corresponds to the claimed page frame number) is loaded (which comprises reading or writing) on TWB (which corresponds to the claimed translation lookaside buffer). Therefore, Hinton discloses writing and reading even and odd page frame numbers into a single page frame number field.

For example, when bit 12 is a 0, TWB (Translation Write Buffer or mini-TLB) will read and write in a single field within Physical Register 0 (which is used for even pages), which comprises reading and writing even page frame numbers into a single page frame number field of a translation lookaside buffer. For further explanation, when bit 12 is a 1, TWB will read and write into a single field within Physical Register 1 (which is used for odd pages), which comprises reading and writing odd page frame numbers into a single

Art Unit: 2185

page frame number field. Therefore, Hinton discloses, "writing and reading even and odd page frame numbers into a single page frame number field" of a translation lookaside buffer, as claimed by Applicant [See figure 7 and related text].

## Claim Rejections - 35 USC § 103

- 16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 17. <u>Claim 24</u> is rejected under 35 U.S.C. 103(a) as being unpatentable over Hinton et al. (US 5,500,948).
- 18. As per <u>claims 24</u>, Hinton discloses "The method of claims 3 and 1" [See rejection to claims 3 and 1 above]; however, Hinton does not disclose expressly that wherein said TLB control processor instruction set comprises a MIPS control processor instruction set.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use an instruction set which comprises a MIPS (Millions Instructions Per Second) processor instruction set which is a well-known processor type. One of ordinary skill in the art would have been motivated to select from off the shelf processors at least to reduce cost and take advantage of existing system component designs.

19. <u>Claim 26</u> is rejected under 35 U.S.C. 103(a) as being unpatentable over Hinton et al. (US 5,500,948) in view of Bryg et al. (US 6,430,670).

20. As per <u>claim 26</u>, Hinton discloses The method of claim 25 but does not disclose expressly that "said virtual page number is defined by bits [31:12] of said 32 bit virtual address."

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to [define a virtual page number by bits [31:12] or any other bit positions of said 32 bit virtual address]. Applicant has not disclosed that [defining a virtual page number within specific bit positions of a virtual address] provides an advantage, is used for a particular purpose, or solves a stated problem. One of ordinary skill in the art, furthermore, would have expected Applicant's invention to perform equally well with [a virtual page number defined as bits 13-31 as taught by Hinton] because [positions of a virtual page number bits vary depending on the page size used in the virtual mapping and are system-specific as taught by Bryg (Column 4, lines 9-20)].

- 21. <u>Claims 27-28</u> are rejected under 35 U.S.C. 103(a) as being unpatentable over Hinton et al. (US 5,500,948) in view of Riedlinger et al. (US 6,446,187).
- 22. As per <u>claims 27-28</u>, Hinton discloses The method of claim; however, Hinton does not discloses "wherein said virtual address utilizes a page mask size ranging from 4 kilobytes to 16 megabytes" or "wherein said page mask size comprises 4 kilobytes."

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to [use a page mask of any size, including a page mask that ranges from 4 kilobytes to 16 megabytes or that comprises 4 kilobytes for virtual to physical address mapping, such as the system taught by Hinton]. Applicant has not disclosed that [having a virtual address utilize a page mask ranging from 4 kilobytes to 16 megabytes or a page mask of 4 kilobytes] provides an advantage, is used for a particular purpose, or solves a stated

Art Unit: 2185

problem. One of ordinary skill in the art, furthermore, would have expected Applicant's invention to perform equally well with [any size of page mask] because [it is well known in art that a page mask is used to select a virtual page size (See Riedlinger, Column 4, lines 14-23)].

- 23. <u>Claims 35-38 and 40</u> are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Hinton et al. (US 5,500,948).
- 24. As per <u>claim 35</u> (new), AAPA discloses A translation lookaside buffer system comprising: a translation lookaside buffer; ["TLB 104" (Applicant's Specification; Figure 1 and related text)]

a first register used for storing a value that indexes an entry in said translation lookaside buffer, said entry comprising a virtual page number field and a single page frame number field; I"index 132" (Applicant's Specification: Figure 1 and related text)]

a second register used for storing a page size of said entry; ["page mask 136" (Applicant's Specification; Figure 1 and related text)]

a third register used for storing a virtual page number of said entry, said virtual page number comprising a bit; ["Entry Hi" (Applicant's Specification; Figure 1 and related text)] a fourth register used for storing an even page frame number; ["entry Lo0" (Applicant's Specification; Figure 1 and related text)]

and a fifth register used for storing an odd page frame number, ["entry Lo1" (Applicant's Specification; Figure 1 and related text)].

AAPA does not disclose expressly said bit of said virtual page number used to determine whether said even page frame number or said odd page flame number is to be stored in said page

Art Unit: 2185

frame number field in said translation lookaside buffer when performing a write operation, said bit of said virtual page number stored in said virtual page number field used to determine whether said even page flame number is to be stored in said fourth register or ~aid odd page frame number is' to be stored in said fifth register when performing a read operation, wherein use of said single page frame number field reduces the size of said translation lookaside buffer.

Hinton discloses said bit of said virtual page number used to determine whether said even page frame number or said odd page flame number is to be stored in said page frame number field in said translation lookaside buffer when performing a write operation, said bit of said virtual page number stored in said virtual page number field used to determine whether said even page flame number is to be stored in said fourth register or ~aid odd page frame number is' to be stored in said fifth register when performing a read operation, wherein use of said single page frame number field reduces the size of said translation lookaside buffer as [Hinton discloses "the instruction pointer is comprised of logical address bits" (Col. 2, lines 9-10) which corresponds to Applicant's claimed page number wherein "a logical address (81) is separated into three parts... Bit 12 selects which of the two entries in the TWB are to be used for this address... Registers (106) marked "0" are for even-numbered 4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for odd-numbered 4KB pages, addresses for which bit 12 is a one" (Column 6, lines 37-63) wherein for a TWB load, "one set (even or odd) of the TWB registers in loaded with the logical and physical addresses" (Column 7, lines 5-14) and Figure 3 and explains "the logical registers in the TWB compare bits 13 to 31 of this logical address with their stored values 204. If they compare, it is a TWB hit (206). The control logic selects one of these register's hit signals,

depending on the value of logical address bit 12 (208)" (Col. 7, lines 25-25) (which comprises reading from the TWB; which corresponds to Applicant's claimed TLB) wherein if the instruction is a TWB miss, "then the TWB stores away the logical and physical address in one of its entries (232). This is the mechanism by which the TWB is loaded" (Figure 7 and related text) (which comprises writing into the TWB; which corresponds to Applicant's claimed TLB) wherein "Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67 and 1-5). Applicant should note that by using "a single bit having a first value or a second value, the single bit providing for translation of even-number pages for which the single bit has a first value and for odd-number pages for which the single bit has the second value" (Columns 1-2, lines 64-67) wherein even-number pages will only be written within "physical register 0 - 106" and odd-number pages will only be written within "physical register 1 – 104;" therefore, having a single entry for each page depending on the value of bit 12 and implementing a TLB of reduced size, as claimed (See Figures 3 and 7 and related text)].

Applicant Admitted Prior Art (AAPA) and Hinton et al. (US 5,500,948) are analogous art because they are from the same field of endeavor of computer memory access and control.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to modify the TLB system as taught by APPA and further said bit of said virtual page number used to determine whether said even page frame number or said odd page flame number is to be stored in said page frame number field in said translation lookaside buffer when performing a write operation, said bit of said virtual page number stored in said virtual page number field used to determine whether said even page flame number is to be stored in said

fourth register or ~aid odd page frame number is' to be stored in said fifth register when performing a read operation, wherein use of said single page frame number field reduces the size of said translation lookaside buffer as taught by Hinton.

The motivation for doing so would have been because Hinton discloses ["it is an object of the present invention to provide an address translation mechanism that will translate a logical address from a program counter to a physical address to be used to check an on-chip cache for an instruction" (Col. 1, lines 57-60) for efficient address translation].

Therefore, it would have been obvious to combine Applicant Admitted Prior Art (AAPA) with Hinton et al. (US 5,500,948) for the benefit of creating a translation lookaside buffer to obtain the invention as specified in claims 35.

- 25. As per claim 36 (new), the combination of AAPA and Hinton discloses The method of Claim 35 wherein said read and write operations are performed by way of using a translation lookaside buffer (TLB) control processor instruction set [Hinton discloses instructions are "fetched from memory, instruction queues, (52) for temporary instruction storage between memory and the cache, instruction pre-decode (54) and post-decode logic (58), address translation logic (62), cache tag logic (60), and the necessary IFU control logic" (Column 3, lines 57-62) and explains that wherein memory may be external (Column 3, line 49); therefore, using a control processor instruction set].
- 26. As per <u>claim 37</u> (new), the combination of AAPA and Hinton discloses The method of claim 35; however, Hinton does not disclose expressly that wherein said TLB control processor instruction set comprises a MIPS control processor instruction set.

Art Unit: 2185

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use an instruction set which comprises a MIPS (Millions Instructions Per Second) processor instruction set which is a well-known processor type. One of ordinary skill in the art would have been motivated to select from off the shelf processors at least to reduce cost and take advantage of existing system component designs.

- 27. As per claim 38 (new), the combination of AAPA and Hinton discloses The method of Claim 35 wherein said virtual page number is defined by a 32 bit virtual address [Hinton discloses this limitation as "A logical address (81) is separated into three parts. Bits 0 through 11 are an offset within an instruction page" and explains that "bit 12 selects which of the two entries in the TWB (62) are to be used for this address. Bits 13 through 31 are compared against the stored logical address in the TWB" (Column 6, lines 38-43)].
- As per claim 40 (new), the combination of AAPA and Hinton discloses The method of Claim 38 wherein said bit comprises the least significant bit (lsb) of said virtual page number [Hinton discloses this limitation as "A logical address (81) is separated into three parts. Bits 0 through 11 are an offset within an instruction page" and explains that "bit 12 selects which of the two entries in the TWB (62) are to be used for this address" (Column 6, lines 37-63; Figure 3). Applicant's Specification defines a least significant bit as "a least significant bit (lsb) of a VPN (i.e., bit 12 of the 32 bit virtual address described)" (Page 3, Paragraph 0026) and Hinton discloses "a logical address (81) is separated into three parts. Bits 0 through 11 are an offset within an instruction page... bit 12 selects which of the two entries in the TWB (62) are to be used for this address. Bits 13 through 31 are compared against the stored logical address in the TWB" (Col. 6, lines 38-43) which clearly

corresponds to bit 12 (which is defined as the least significant bit of a virtual page number) of a 32-bit logical address, as defined by Applicant]. Furthermore; it is the Examiner's position that to one of ordinary skill in the art, the position of the "bit obtained from a virtual page number for the purposes of writing and reading even and odd page frame numbers into a single page frame number field" of a translation lookaside buffer is a matter of design choice as it appears that the invention would perform equally well with (the least significant bit or any other bit within a virtual page number selected to serve the same purpose as disclosed by Hinton and claimed by Applicant)].

- 29. <u>Claim 39</u> is rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Hinton et al. (US 5,500,948) as applied to claim 38 above, and further in view of Bryg et al. (US 6,430,670).
- 30. As per <u>claim 39</u>, the combination of AAPA and Hinton discloses The method of claim 38 but does not disclose expressly that "said virtual page number is defined by bits [31:12] of said 32 bit virtual address."

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to [define a virtual page number by bits [31:12] or any other bit positions of said 32 bit virtual address]. Applicant has not disclosed that [defining a virtual page number within specific bit positions of a virtual address] provides an advantage, is used for a particular purpose, or solves a stated problem. One of ordinary skill in the art, furthermore, would have expected Applicant's invention to perform equally well with [a virtual page number defined as bits 13-31 as taught by Hinton] because [positions of a virtual page

number bits vary depending on the page size used in the virtual mapping and are systemspecific as taught by Bryg (Column 4, lines 9-20)].

# ARGUMENTS CONCERNING PRIOR ART REJECTIONS

## 1<sup>st</sup> POINT OF ARGUMENT:

Regarding Applicant's remark that the TWB disclosed by Hinton performs only write operations and not reading and writing as required by the claims; the Examiner disagrees as Hinton discloses ["the logical registers in the TWB compare bits 13 to 31 of this logical address with their stored values 204. If they compare, it is a TWB hit (206). The control logic selects one of these register's hit signals, depending on the value of logical address bit 12 (208)" (Col. 7, lines 25-25) (which comprises reading from the TWB; which corresponds to Applicant's claimed TLB) wherein if the instruction is a TWB miss, "then the TWB stores away the logical and physical address in one of its entries (232). This is the mechanism by which the TWB is loaded" (Figure 7 and related text) (which comprises writing into the TWB; which corresponds to Applicant's claimed TLB)]].

## 2<sup>nd</sup> POINT OF ARGUMENT:

Regarding Applicant's remark that Hinton does not disclose storing even or odd page frame numbers into a single page frame number field of said translation lookaside buffer as Hinton discloses two separate registers; the Examiner disagrees and would like to point out that ["Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67 and 1-5) to provide access to memory wherein "the instruction pointer is comprised of logical address bits including upper order bits, lower order bits, and a single

Art Unit: 2185

bit having a first value or a second value, the single bit providing for translation of evennumber pages for which the single bit has a first value and for odd-number pages for
which the single bit has the second value" (Columns 1-2, lines 64-67 and 1-29; Column 6,
lines 37-63; Figure 3) "TWB" (mini TLB) (Figure 3, Diagram of TWB) in which "a logical
address (81) is separated into three parts... Bit 12 selects which of the two entries in the
TWB are to be used for this address... Registers (106) marked "0" are for even-numbered
4KB pages, addresses for which bit 12 is a zero. Registers (104) marked "1" are for oddnumbered 4KB pages, addresses for which bit 12 is a one" (Column 6, lines 37-63) wherein
for a TWB load, "one set (even or odd) of the TWB registers in loaded with the logical and
physical addresses" (Column 7, lines 5-14). Therefore, only an even or an odd logical and
physical address set (which corresponds to the claimed page frame number) is loaded
(which comprises reading or writing) on TWB (which corresponds to the claimed
translation lookaside buffer). Therefore, Hinton discloses writing and reading even and
odd page frame numbers into a single page frame number field".

For example, when bit 12 is a 0, TWB (Translation Write Buffer or mini-TLB) will read and write in a single field within Physical Register 0 (which is used for even pages), which comprises reading and writing even page frame numbers into a single page frame number field of a translation lookaside buffer. For further explanation, when bit 12 is a 1, TWB will read and write into a single field within Physical Register 1 (which is used for odd pages), which comprises reading and writing odd page frame numbers into a single page frame number field. Therefore, Hinton discloses, "writing and reading even and odd

Art Unit: 2185

page frame numbers into a single page frame number field" of a translation lookaside buffer, as claimed by Applicant.

## 3<sup>RD</sup> POINT OF ARGUMENT:

33. In response to Applicant's remark that Hinton does not disclose reducing the size of the TLB; the Examiner disagrees and submits that Hinton discloses this limitation as ["Mini-TLB (TWB)," defined as "A small 3-entry instruction mini TLB (6)" (Columns 5-6, lines 62-67 and 1-5). Applicant should note that by using "a single bit having a first value or a second value, the single bit providing for translation of even-number pages for which the single bit has a first value and for odd-number pages for which the single bit has the second value" (Columns 1-2, lines 64-67) wherein even-number pages will only be written within "physical register 0 - 106" and odd-number pages will only be written within "physical register 1 – 104;" therefore, having a single entry for each page depending on the value of bit 12 and implementing a TLB of reduced size, as claimed (See Figures 3 and 7 and related text)].

## **CLOSING COMMENTS**

## Examiner's Note

34. Examiner has cited particular columns and line numbers in the references as applied to the claims above for the convenience of the applicant. Although the specified citations are representative of the teachings in the art and are applied to the specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant, in preparing the responses, to fully consider the references in entirety as potentially

teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the examiner.

## **Conclusion**

## a. STATUS OF CLAIMS IN THE APPLICATION

35. The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. 707.07(i):

## a(1) CLAIMS NO LONGER UNDER CONSIDERATION

36. Claims 1-11 have been cancelled by communication filed on February 22, 2007.

## a(2) CLAIMS REJECTED IN THE APPLICATION

37. Per the instant office action, claims 12-40 have received a first action on the merits and are subject of a first action non-final.

#### b. DIRECTION OF FUTURE CORRESPONDENCES

38. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yaima Campos whose telephone number is (571) 272-1232. The examiner can normally be reached on Monday to Friday 8:30 AM to 5:00 PM.

# **IMPORTANT NOTE**

39. If attempts to reach the above noted Examiner by telephone are unsuccessful, the Examiner's supervisor, Mr. Sanjiv Shah, can be reached at the following telephone number: Area Code (571) 272-4098.

Art Unit: 2185

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

May 9, 2007

Yaima Campos Examiner Art Unit 2185

> SANJIV SHAH SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100